▲ For
Hybrid bonding arrives in time
Stacks are getting too tall and too hot for solder bumps, and Samsung is ready to fuse the floors first.
What would prove it wrong
All three makers state that their 2027 HBM products use TCB only
Testable theses, both sides, every milestone tracked — free.
LIVE
Semiconductors
▲ For · Hybrid bonding arrives in time
▼ Against · Solder bumps live on
Facts logged: ▲ 1 for · ▼ 8 against
Next · ~23 Dec 2026 · in 42 days
Micron fiscal Q1 results
Updated 2 days ago
Explore the thesis
A thesis is a claim you can check: a deadline, two sides, and the facts that decide it.
02 · BOTH SIDES
We show both and log every fact that moves the balance.
Hybrid bonding enters HBM by end-2027
▲ For
Stacks are getting too tall and too hot for solder bumps, and Samsung is ready to fuse the floors first.
What would prove it wrong
All three makers state that their 2027 HBM products use TCB only
▼ Against
A taller height limit lets the proven method keep working, and the switch slips to HBM5, after 2027.
What would prove it wrong
Any maker confirms volume production of hybrid-bonded HBM
Q4 2026 – Q4 2027
First volume orders from a memory maker
22 Oct 2026
Besi Q3 results
28 Oct 2026
SK Hynix Q3 results
29 Oct 2026
Samsung Q3 full results
~23 Dec 2026
Micron fiscal Q1 results
2027
16-high HBM4E qualified on solder bumps
2027
Samsung uses hybrid bonding in shipping HBM4E
Before Dec 2027
All three makers commit to solder bumps through 2027
Date TBD
JEDEC decides the HBM4E height limit
~27 Jan 2027
SK Hynix Q4 2026 results
25 Feb 2027
Besi Q4 2026 results
22 Apr 2027
Besi Q1 2027 results
31 Dec 2027
Resolution date
Prices · 6M
Loading prices…
% change from start of range.
03 · EXPLAINED
AI chips need very fast memory, built as a tower of thin chips joined with tiny solder bumps. The question: will at least one memory maker switch to hybrid bonding, which fuses the chips directly, in volume production before the end of 2027?
01
An AI chip sits in the middle, surrounded by towers of memory called HBM. Each tower is up to 16 thin memory chips stacked like floors. The taller the tower, the more memory the AI chip can use.
02
Today the floors are joined with tiny solder bumps. Hybrid bonding fuses copper to copper with no bumps, so the same number of floors takes less height and runs cooler.
03
An industry body, JEDEC, caps how tall a tower can be: 775 µm today. With 16 floors, bumps barely fit, so fusing wins. If the cap rises to about 900 µm, as JEDEC is weighing, bumps fit again: that is the Against case.
Every thesis comes with a plain-words version, a glossary and visual explainers.
04 · CONNECTIONS
Understanding how companies depend on each other is how you form your own view.
Click, then scroll to zoom · drag to move
05 · OUR THESES
Next thesis in research
Sign up to be notified.
9
Companies covered
13
Milestones tracked
2
Dates confirmed
22
Sources monitored
42
Log entries · last 30 days
Team at work · Updated 2 days ago
01
We write both sides
02
We monitor filings, calendars and news
03
We verify every change, with its source
06 · STAY ON TOP OF IT
Email, Telegram · WhatsApp soon
Your theses, reviewed weekly
Every milestone that matters
Soon
Soon